Abstract-Design-for-test (DFT) in an integrated circuit is one of essential parts in System-on-Chip. DFT enables testing and debugging of an integrated circuit before it is being produced in high volume. Due to increasing of functionality in advanced nodes of integrated circuit designs, DFT is imperative in reducing defect counts and improving performance of the integrated circuits before reaching the customers. Thus, many research have been done in DFT area in achieving an optimum performance of integrated circuits. Scan test is one of the DFT techniques that enable the integrated circuit design to be tested and debugged. However, due to additional components are being inserted to improve the controllability and observability, high power consumption and dissipation is expected. In this paper, an evaluation of optimum scan chain parameter with respect to its power performance of an integrated circuit will be performed. A block of a microcontroller unit, CORTEXM0DS will be used to where by the scan cells are inserted using DFT Compiler and TetraMAX ATPG from Synopsys. Scan chain from 2 to 20 chains with increment of 2 is simulated and the test power is obtained. The simulation result shows that scan chain with 16 chains count in the design contributed the highest test power of 15.5409 mW while scan chain with 10 chains count result in the lowest test power of 15.2842 mW. The optimum scan chain will also consider the number of test coverage and test pattern.
INTRODUCTION
Microsystem is a current important technology that is widely being used in any application such as embedded system, sensor networks and medical devices. The applications range from simple device to very complex device. Rapid development in microsystem requires evolution in integrated circuits' technology. In fulfilling customers' demand, size and performance of an integrated circuit play an important factor which resulted in decreasing transistors' size in the circuit. The reduction of transistor's dimension will make the circuits prone to defects and complexities hence increasing the production cost. One of the biggest concerns of manufacturing industries is to have a low production cost for which can be help by implementing Design-for-Test (DFT) techniques in the integrated circuit [1] .
DFT technique is an IC design technique that will add testability features to the MCU. The purpose of applying DFT features is to improve the controllability and observability of a design [2, 10] . Controllability is defined as the capability of a node being driven to 1 or 0 through circuit's prime inputs while observability is defined as the capability of the logic state of this node being observed at circuit's prime outputs [3] . By improving these two factors, IC design can be validated and manufacturing defects are identified. The defects that are obtained during the development process of the design can affect the product's functioning.
There are numbers of DFT techniques that can be implemented to optimize the power performance of an integrated circuit. Scan test is one of the techniques that are being widely used in integrated circuit [8, 9] . A scan test methodology will include scan chain insertion, pattern generation and pattern validation. Scan chain insertion is a method where all the flip-flop in the circuit is being replaced with scan flip-flop. This replacement makes the flip-flop in the integrated circuit easier to be test and debug. Pattern generation will be generated and validated by the tools. However, power consumption during scan test is three times compared to the functional operation, which may lead to degradation of circuit performance [4, 7] . Scan test techniques such as scan chain partitioning, scan chain reordering and scan tree structures is able to minimize the test power [5] . In this paper, we will evaluate the power performance by varying the scan chain parameter of an integrated circuit. The rest of the 978-1-5386-2126-4/17/$31.00 ©2017 IEEE paper is organized as follows: Section II will elaborate on the methodology used in this project to get the optimum scan chain parameter. Section III will discuss about the test power, test coverage and test pattern obtained from simulation. Lastly, the conclusion will be presented in Section IV.
II. METHODOLOGY Fig.1 show the scan test flow used in completing this project. This project starts with project plan write up and setting design environment. Based on the literature studies done, the design flow, tools and design requirement is determined. Fig. 1 . The scan insertion flow implemented to the design In DFT, the blocks' type play important role in determining the techniques hence will result in different design flow and requirement. Memory blocks need to be test and debug by using MBIST technique, analog blocks by using design-for-debug (DFD) and digital blocks by using scan test. In this project we will only focus only on one DFT technique, which is scan test. This technique will be implemented on a MCU block -ARM CORTEXM0DS, which consists of 922 flip-flops by using Synopsys DFT Compiler. The design is targeted on industry standard 0.18um process technology. The scan chain will be varied by 2, 4, 6, 8, 10, 12, 14, 16, 18 and 20 chain count and the test power for each scan chain is obtained. The schematic diagram in Fig. 2 is obtained when the circuit is compiled with scan cells multiplexed flip-flop. In scan test, all the flip-flops in the design will be replaced with scan cells. The operation of scan cells is the same as the standard sequential device in function operation [6] . When the scan cells were inserted, additional pins of scan input (test_si), scan output (test_so) and scan enable (test_se) were added into the design as shown in the schematic diagram in Fig. 3 . When test_se pin signal is high, the operation of scan cells will be change to scan test mode while it will convert back to normal mode operation when the test_se pin is low. This project will evaluate the optimum scan chain parameter thus the chain is set to vary from 2 until 20 with increment of 2. The highest number of flip-flop in a chain is during insertion of scan chain count of 2 which is 461 flipflops and the lowest number of flip-flop is obtained during scan chain count of 20 which is 46 flip-flops. After the implementation of scan cells, the design will be simulated by Synopsys TetraMAX ATPG to generate the test pattern.
III. RESULT AND DISCUSSION
Simulation result of different scan chain count on CORTEXM0DS shows a slight different for each scan chain count. In Fig. 4 , the power obtained after the insertion of scan cells is plotted. The lowest power consumption is obtained when 10 scan chains count is applied to the design, which is 15.2842mW. Meanwhile, the highest power of 15.5409mW is obtained at 16 scan chains count. The standard deviation of the test power is 0.0670, which is relatively small. By increasing the number of scan chain, n, the I/O pins also increases by 2n + 1.
After the scan cells are inserted into the design, each chain count will be simulated by TetraMax ATPG for test pattern generation. For each scan chain, 3 test coverage are being set, 100%, 98% and 95% and the test coverage obtained by each chain count is plotted as shown in Fig. 5 .
For this block, the test coverage for each chain count met the coverage that has been set. For 100% coverage set, most of chain count achieved 99.96% and 99.97% coverage. The highest test coverage is achieved at chain count of 10 which is 99.98% coverage. For coverage at 98%, all chain count achieved more than 98% coverage. Chain count of 6 achieved the highest coverage which is 98.20% coverage. For coverage set 95%, all the chain count achieved more than the coverage set and chain count 14 achieved the highest coverage which is 96.11%. By referring to Fig. 6 , it is clearly shown that each test coverage results in variation number of test pattern generation. pattern is generated from scan chain of 18 while the highest test pattern is generated from scan chain of 10. It can be seen that by increasing the number of scan chains in the design, the number of test patterns generated is reduced and hence this translates to a shorter test time.
In choosing the optimum number scan chain, test coverage and number of test patterns plays important role. Considering the power, test coverage and number of test pattern obtained in this work, a design with the lowest power does not indicate the optimum scan chain number because high number of test patterns is observed which will incur higher test time. For this CORTEXM0DS design, scan chain count of 6 is the optimum number with test coverage of 98.2%, 255 test patterns and test power of15.4006mW.
IV. CONCLUSION
In this work, we have evaluated the optimum scan chain parameter in CORTEXM0DS with respect to its power performance. From the simulation result of test power obtained, scan chains count of 10 resulted in the lowest test power of 15.2842 mW. While scan chains count of 16 in the design contributed the highest test power of 15.5409 mW. The test coverage for scan chain 10 is the highest which is 99.98% with 540 test patterns. Considering the number of test coverage, test pattern and power, a lower amount of test pattern is needed to reduce the test time of a design. Thus, the optimum scan chain count for this design is scan chain count of 6, where the test coverage is 98.2% with 255 test patterns and the power is 15.4006mW.
